Article Details
Retrieved on: 2020-11-30 14:00:52
Tags for this article:
Click the tags to see associated articles and topics
Excerpt
Built on <b>TSMC's</b> N5 process and measuring 625 mm<sup>2</sup>, this device incorporates PCIe Gen5 protocol, 112-Gbps SerDes, HBM2e memory operating at ...
Article found on: www.globenewswire.com
This article is found inside other hiswai user's workspaces. To start your own collection, sign up for free.
Sign UpAlready have an account? Log in here