Article Details

Cadence unveils low-power IP for PCI Express 5.0 specification on TSMC N5 process

Retrieved on: 2021-05-24 23:03:50

Tags for this article:

Click the tags to see associated articles and topics

Cadence unveils low-power IP for PCI Express 5.0 specification on TSMC N5 process. View article details on hiswai:

Excerpt

The addition of the ultra-low power PCIe 5.0 solution to our portfolio of high-performance IP on the TSMC N7/N6, N5 and N3 technologies fulfills this ...

Article found on: www.newelectronics.co.uk

View Original Article

This article is found inside other hiswai user's workspaces. To start your own collection, sign up for free.

Sign Up