Article Details

Cadence and Micron Demo DDR5-4400 IMC and Memory, Due in 2019

Retrieved on: 2018-05-03 00:52:30

Tags for this article:

Click the tags to see associated articles and topics

Cadence and Micron Demo DDR5-4400 IMC and Memory, Due in 2019. View article details on hiswai:

Excerpt

<div>Cadence this week introduced the industry's first IP interface in silicon for the current provisional DDR5 specification developed by JEDEC. Cadence's IP and test chip us fabricated using <b>TSMC's</b> 7 nm process technology, and is designed to enable SoC developers to begin on their DDR5 memory ...</div>

Article found on:

View Original Article

This article is found inside other hiswai user's workspaces. To start your own collection, sign up for free.

Sign Up